

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/797,941	03/11/2004		Abdallah Bacha	068758.0177	4868	
31625	7590	06/19/2006		EXAMINER		
BAKER BO			RAHMAN, FAHMIDA			
PATENT DE 98 SAN JAC		ENT VD., SUITE 1500	ART UNIT	PAPER NUMBER		
AUSTIN, T	X 78701	-4039	2116			
				DATE MAILED: 06/19/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	on No.	Applicant(s)					
			11	BACHA ET AL.					
	Office Action Summary	Examine		Art Unit					
		Fahmida I	Rahman	2116					
Period fo	The MAILING DATE of this communication a or Reply	ppears on the	cover sheet with the c	orrespondence ac	ldress				
WHIC - Exter - after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REF CHEVER IS LONGER, FROM THE MAILING nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. o period for reply is specified above, the maximum statutory perior re to reply within the set or extended period for reply will, by state reply received by the Office later than three months after the mained patent term adjustment. See 37 CFR 1.704(b).	DATE OF TH 1.136(a). In no ev od will apply and w ute, cause the app	IIS COMMUNICATION ent, however, may a reply be tim Il expire SIX (6) MONTHS from ication to become ABANDONE	N. nely filed the mailing date of this c D (35 U.S.C. § 133).	•				
Status	·								
1)	Responsive to communication(s) filed on 11	March 2004.							
2a)□	This action is FINAL . 2b) This action is non-final.								
3) 🗌	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is								
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
4)⊠	Claim(s) 1-21 is/are pending in the application	on.							
	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)	5) Claim(s) is/are allowed.								
6)⊠	6) Claim(s) <u>1-21</u> is/are rejected.								
. 7) <u> </u>	Claim(s) is/are objected to.								
8)	Claim(s) are subject to restriction and	l/or election r	equirement.						
Applicati	on Papers			•					
9)[The specification is objected to by the Exami	ner.							
10)⊠ The drawing(s) filed on <u>11 March 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.									
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority ι	ınder 35 U.S.C. § 119		•						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).									
a)	a)⊠ All b)□ Some * c)□ None of:								
	1. Certified copies of the priority documents have been received.								
	2. Certified copies of the priority documents have been received in Application No								
	3. Copies of the certified copies of the priority documents have been received in this National Stage								
	application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.									
Attachmen	t(s)	,							
	e of References Cited (PTO-892)		4) Interview Summary	(PTO-413)					
2) Notic	e of Draftsperson's Patent Drawing Review (PTO-948)		Paper No(s)/Mail Da	ate	0.453\				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 3/11/2004. 5) Notice of Informal Patent Application (PTO-152) 6) Other:									

Application/Control Number: 10/797,941

Art Unit: 2116

Page 2

DETAILED ACTION

1. Claims 1-21 are pending.

Information Disclosure Statement

The information disclosure statement (IDS) submitted on 3/11/2004 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Priority

Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). The certified copy filed on 6/10/2004 has been received.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Matsuzaki (US Patent Application Publication 2001/0050856).

For claim 1, Matsuzaki teaches the following limitations:

A circuit module (14) comprising: a circuit board (160); multiple circuit units on the circuit board (120-127); at least one clock input on the circuit board for receiving an external clock signal (CLK in Fig 7); a first phase locked loop (PLL) unit (15) on the circuit board for providing an internal clock signal (23) based on the external clock signal (CLK) to at least a first one of the circuit units (120); and a second PLL unit (16) on the circuit board for providing an internal clock signal (25) based on the external clock signal (CLK) to at least a second one of the circuit units (127).

For claims 2-4, circuit module is a memory module and units are memory chips. PLL units have clock inputs that are connected to different clock inputs on the circuit board and also the same clock input on the circuit board.

For claim 5, 22 is the feedback loop for PLL1 and PLL2-25-p3-p2-PLL2 is the feedback loop for PLL2. Frequency of CLK2 is controlled by comparing CLK4 with CLK and CLK4 is transmitted over feedback loop.

For claims 6 and 7, feedback loops are shared by two PLLs (21) and the feedback loops have input to both PLL. 25 and 23 are the two branches of feedback loop.

For claim 8, Matsuzaki teaches the following limitations:

A memory module (14) comprising: a circuit board (160); multiple circuit units on the circuit board (120-127); at least one clock input on the circuit board for receiving an

Application/Control Number: 10/797,941

Art Unit: 2116

external clock signal (CLK in Fig 7); a first phase locked loop (PLL) unit (15) on the circuit board for providing an internal clock signal (23) based on the external clock signal (CLK) to at least a first one of the circuit units (120); and a second PLL unit (16) on the circuit board for providing an internal clock signal (25) based on the external clock signal (CLK) to at least a second one of the circuit units (127).

For claims 9-10, circuit module is a memory module and units are memory chips. PLL units have clock inputs that are connected to different clock inputs on the circuit board and also the same clock input on the circuit board.

For claim 11, 22 is the feedback loop for PLL1 and PLL2-25-p3-p2-PLL2 is the feedback loop for PLL2. Frequency of CLK2 is controlled by comparing CLK4 with CLK and CLK4 is transmitted over feedback loop

For claims 12 and 13, feedback loops are shared by two PLLs (21) and the feedback loops have input to both PLL. 25 and 23 are the two branches of feedback loop.

For claim 14, Matsuzaki teaches the following limitations:

A circuit module (14) comprising: a circuit board (160); a plurality of memory chips arranged along the width of the circuit board (120-127) comprising a first set of memory chips (120-123) and a second set of memory chips (124-127); at least one clock input on the circuit board for receiving an external clock signal ("CLK" in Fig 7); a first phase

Art Unit: 2116

locked loop (PLL) unit (16) arranged within the first set of memory chips for providing an internal clock signal based on the external clock signal to at least a first one of the memory chips (120); and a second PLL unit (15) arranged within said second set of memory chips for providing an internal clock signal based on the external clock signal to at least a second one of the memory chips (127).

For claims 15 and 16, PLLs are approximately at the center.

For claims 17-18, circuit module is a memory module and units are memory chips. PLL units have clock inputs that are connected to different clock inputs on the circuit board and also the same clock input on the circuit board.

For claim 19, 22 is the feedback loop for PLL1 and PLL2-25-p3-p2-PLL2 is the feedback loop for PLL2. Frequency of CLK2 is controlled by comparing CLK4 with CLK and CLK4 is transmitted over feedback loop.

For claims 20 and 21, feedback loops are shared by two PLLs (21) and the feedback loops have input to both PLL. 25 and 23 are the two branches of feedback loop.

Application/Control Number: 10/797,941

Art Unit: 2116

Conclusion

Page 6

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fahmida Rahman whose telephone number is 571-272-8159. The examiner can normally be reached on Monday through Friday 8:30 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on 571-272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Fahmida Rahman Examiner Art Unit 2116

JAMES PRUSICIO

PATENT EXAMINER

C 2100